Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
M
micropython
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Analytics
Analytics
Repository
Value Stream
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Commits
Open sidebar
xpstem
micropython
Commits
075ca645
Commit
075ca645
authored
Oct 21, 2015
by
danicampora
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
cc3200: Fix UART tests after correcting uart.read() behaviour.
parent
be2879ce
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
11 additions
and
12 deletions
+11
-12
cc3200/mods/pybuart.c
cc3200/mods/pybuart.c
+5
-5
tests/wipy/uart.py
tests/wipy/uart.py
+6
-7
No files found.
cc3200/mods/pybuart.c
View file @
075ca645
...
...
@@ -65,7 +65,7 @@
*******-***********************************************************************/
#define PYBUART_FRAME_TIME_US(baud) ((11 * 1000000) / baud)
#define PYBUART_2_FRAMES_TIME_US(baud) (PYBUART_FRAME_TIME_US(baud) * 2)
#define PYBUART_RX_TIMEOUT_US(baud) (PYBUART_2_FRAMES_TIME_US(baud)
)
#define PYBUART_RX_TIMEOUT_US(baud) (PYBUART_2_FRAMES_TIME_US(baud)
* 8) // we need at least characters in the FIFO
#define PYBUART_TX_WAIT_US(baud) ((PYBUART_FRAME_TIME_US(baud)) + 1)
#define PYBUART_TX_MAX_TIMEOUT_MS (5)
...
...
@@ -73,10 +73,10 @@
#define PYBUART_RX_BUFFER_LEN (256)
// interrupt triggers
#define UART_TRIGGER_RX_ANY (0x01)
#define UART_TRIGGER_RX_HALF (0x02)
#define UART_TRIGGER_RX_FULL (0x04)
#define UART_TRIGGER_TX_DONE (0x08)
#define UART_TRIGGER_RX_ANY
(0x01)
#define UART_TRIGGER_RX_HALF
(0x02)
#define UART_TRIGGER_RX_FULL
(0x04)
#define UART_TRIGGER_TX_DONE
(0x08)
/******************************************************************************
DECLARE PRIVATE FUNCTIONS
...
...
tests/wipy/uart.py
View file @
075ca645
...
...
@@ -54,7 +54,7 @@ print(uart1.read() == b'123456')
print
(
uart1
.
write
(
b'123'
)
==
3
)
print
(
uart0
.
read
(
1
)
==
b'1'
)
print
(
uart0
.
read
(
2
)
==
b'23'
)
print
(
uart0
.
read
()
==
b''
)
print
(
uart0
.
read
()
==
None
)
uart0
.
write
(
b'123'
)
buf
=
bytearray
(
3
)
...
...
@@ -79,28 +79,28 @@ uart0 = UART(0, 1000000, pins=('GP12', None))
print
(
uart0
.
write
(
b'123456'
)
==
6
)
print
(
uart1
.
read
()
==
b'123456'
)
print
(
uart1
.
write
(
b'123'
)
==
3
)
print
(
uart0
.
read
()
==
b''
)
print
(
uart0
.
read
()
==
None
)
# rx only mode
uart0
=
UART
(
0
,
1000000
,
pins
=
(
None
,
'GP13'
))
print
(
uart0
.
write
(
b'123456'
)
==
6
)
print
(
uart1
.
read
()
==
b''
)
print
(
uart1
.
read
()
==
None
)
print
(
uart1
.
write
(
b'123'
)
==
3
)
print
(
uart0
.
read
()
==
b'123'
)
# leave pins as they were (rx only mode)
uart0
=
UART
(
0
,
1000000
,
pins
=
None
)
print
(
uart0
.
write
(
b'123456'
)
==
6
)
print
(
uart1
.
read
()
==
b''
)
print
(
uart1
.
read
()
==
None
)
print
(
uart1
.
write
(
b'123'
)
==
3
)
print
(
uart0
.
read
()
==
b'123'
)
# no pin assignemnt
uart0
=
UART
(
0
,
1000000
,
pins
=
(
None
,
None
))
print
(
uart0
.
write
(
b'123456789'
)
==
9
)
print
(
uart1
.
read
()
==
b''
)
print
(
uart1
.
read
()
==
None
)
print
(
uart1
.
write
(
b'123456789'
)
==
9
)
print
(
uart0
.
read
()
==
b''
)
print
(
uart0
.
read
()
==
None
)
print
(
Pin
.
board
.
GP12
)
print
(
Pin
.
board
.
GP13
)
...
...
@@ -156,4 +156,3 @@ for uart_id in uart_id_range:
uart
.
init
(
115200
)
print
(
uart
)
uart
.
read
()
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment